| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | cad/yosys-systemverilog: New port: SystemVerilog support for Yosys | Yuri Victorovich | 2023-06-06 | 1 | -0/+14 |
 |
index : freebsd/ports.git | |
| Unnamed repository; edit this file 'description' to name the repository. | git |
| summaryrefslogtreecommitdiff |