blob: 4e2f4ad730c566c7048a3bb4919e9b6f07529fa1 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
bin/busgen
bin/capgen
bin/cubegen
bin/fastcap
bin/pipedgen
bin/pyragen
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/1x1bus.lst
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/1x1coarse.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/1x1fine.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/1x1nonuni.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/README
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/big_sphere1.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/coated_sph.lst
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/cond_air_1x1.qui
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/cond_dielec_1x1.qui
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/connector2.sh
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/connector3.sh
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/connector4.sh
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/cubeeg.fig
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/dielec_face.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/dielec_sides.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/dielec_sides_2x2.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/dielec_topbot.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/pin
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/pipeeg.fig
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramcell.lst
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramcell.out
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramcell_bitl.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramcell_botd.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramcell_cond.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramcell_gnd.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramcell_test.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramcell_topd.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/ramgen.sh
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/sphere1.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/sphere2.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/sphere3.neu
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/testgen.sh
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/testrun.sh
%%PORTEXAMPLES%%%%EXAMPLESDIR%%/via.neu
%%PORTDOCS%%%%DOCSDIR%%/mtt.ps.gz
%%PORTDOCS%%%%DOCSDIR%%/tcad.ps.gz
%%PORTDOCS%%%%DOCSDIR%%/ug.ps.gz
%%PORTDOCS%%%%DOCSDIR%%/readme.gz
|
