1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
--- sim/ucsim/avr.src/arith_inst.cc.orig Tue Jul 27 11:05:50 2004
+++ sim/ucsim/avr.src/arith_inst.cc Tue Jul 27 11:09:08 2004
@@ -51,7 +51,7 @@
if (D & 0x80)
D|= ~0xff;
t_mem sreg= ram->get(SREG);
- (signed)result= (signed)D-(signed)K;
+ result= (signed)D-(signed)K;
res= result & 0xff;
sreg= sreg & ~(BIT_H|BIT_S|BIT_V|BIT_N|BIT_C|BIT_Z);
@@ -101,7 +101,7 @@
if (D & 0x80)
D|= ~0xff;
t_mem sreg= ram->get(SREG);
- (signed)result= (signed)D-(signed)K-(sreg&BIT_C)?1:0;
+ result= (signed)D-(signed)K-(sreg&BIT_C)?1:0;
res= result & 0xff;
ram->write(d, res);
@@ -151,7 +151,7 @@
K|= ~0xff;
if (D & 0x80)
D|= ~0xff;
- (signed)result= (signed)D-(signed)K;
+ result= (signed)D-(signed)K;
res= result & 0xff;
ram->write(d, res);
@@ -237,7 +237,7 @@
if (D & 0x80)
D|= ~0xff;
t_mem sreg= ram->get(SREG);
- (signed)result= (signed)D-(signed)R-(sreg&BIT_C)?1:0;
+ result= (signed)D-(signed)R-(sreg&BIT_C)?1:0;
res= result & 0xff;
sreg= sreg & ~(BIT_H|BIT_S|BIT_V|BIT_N|BIT_C);
@@ -287,7 +287,7 @@
if (D & 0x80)
D|= ~0xff;
t_mem sreg= ram->get(SREG);
- (signed)result= (signed)D-(signed)R-(sreg&BIT_C)?1:0;
+ result= (signed)D-(signed)R-(sreg&BIT_C)?1:0;
res= result & 0xff;
ram->write(d, res);
@@ -389,7 +389,7 @@
R|= ~0xff;
if (D & 0x80)
D|= ~0xff;
- (signed)result= (signed)D-(signed)R;
+ result= (signed)D-(signed)R;
res= result & 0xff;
t_mem sreg= ram->get(SREG) & ~(BIT_H|BIT_S|BIT_V|BIT_N|BIT_Z|BIT_C);
@@ -438,7 +438,7 @@
R|= ~0xff;
if (D & 0x80)
D|= ~0xff;
- (signed)result= (signed)D-(signed)R;
+ result= (signed)D-(signed)R;
res= result & 0xff;
ram->write(d, res);
@@ -922,7 +922,7 @@
K|= ~0x3f;
if (D & 0x8000)
D|= ~0xffff;
- (signed)result= (signed)D-(signed)K;
+ result= (signed)D-(signed)K;
res= result & 0xffff;
t_mem resl= res&0xff, resh= (res>>8)&0xff;
ram->write(dl+1, resh);
|