blob: 609631eccf3cac26a8809b217c9cf2ca59f2137a (
plain) (
blame)
1
2
3
4
|
Project Trellis enables a fully open-source flow for ECP5 FPGAs
using Yosys for Verilog synthesis and nextpnr for place and route.
Project Trellis itself provides the device database and tools for
bitstream creation.
|