blob: 4306ffee515ed8a4f158555b0b096bfed4c04276 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
PORTNAME= veryl
DISTVERSIONPREFIX= v
DISTVERSION= 0.16.5
CATEGORIES= cad
MAINTAINER= yuri@FreeBSD.org
COMMENT= Veryl: A modern Hardware Description Language (HDL)
WWW= https://github.com/dalance/veryl
LICENSE= APACHE20 MIT
LICENSE_COMB= dual
LICENSE_FILE_APACHE20= ${WRKSRC}/LICENSE-APACHE
LICENSE_FILE_MIT= ${WRKSRC}/LICENSE-MIT
USES= cargo
USE_GITHUB= yes
GH_ACCOUNT= dalance
GH_TUPLE= veryl-lang:doc:52363272:doc/doc \
veryl-lang:rouge:86eb7159:rouge/support/rouge \
veryl-lang:sourcemap-resolver:380f8c18:sourcemapresolver/support/sourcemap-resolver \
veryl-lang:veryl.vim:597048f6:verylvim/support/vim
CARGO_INSTALL_PATH= crates/veryl
PLIST_FILES= bin/${PORTNAME}
.include <bsd.port.mk>
|
