summaryrefslogtreecommitdiff
path: root/cad (unfollow)
Commit message (Expand)AuthorFilesLines
2023-02-11multimedia/libvpx: update 1.13.0Jan Beich1-0/+1
2023-02-11cad/openvsp: drop unused libpthread-stubsJan Beich1-2/+1
2023-02-10cad/yosys: Update 0.25 → 0.26Yuri Victorovich2-5/+5
2023-02-10cad/veryl: Update 0.3.2 → 0.3.4Yuri Victorovich2-16/+16
2023-02-10cad/k40-whisperer: Replace reference to PY_PILLOW with its valueYasuhiro Kimura1-1/+1
2023-02-09*/*: Update fuz@fuz.su to fuz@FreeBSD.orgRobert Clausecker2-2/+2
2023-02-07cad/veryl: Update 0.3.1 → 0.3.2Yuri Victorovich2-37/+37
2023-02-05cad/py-cocotb: Add test dependencyYuri Victorovich1-1/+2
2023-02-05cad/py-cocotb: Add test dependencyYuri Victorovich1-1/+2
2023-02-05Revert "Mk/Uses/python.mk: Fix USE_PYTHON=pep517: always compile and install ...Charlie Li1-1/+0
2023-02-06Mk/Uses/python.mk: Fix USE_PYTHON=pep517: always compile and install bytecodePo-Chuan Hsieh1-0/+1
2023-02-05cad/py-cocotb: Fix the test targetYuri Victorovich1-4/+12
2023-02-03cad/py-cocotb: New port: Coroutine based cosimulation library for writing VHD...Yuri Victorovich4-0/+49
2023-02-01cad/brlcad: update to version 7.32.6Pedro F. Giffuni3-108/+10
2023-01-31cad/veryl: Update 0.3.0 → 0.3.1Yuri Victorovich2-55/+58
2023-01-29cad/veryl: Update 0.2.2 → 0.3.0Yuri Victorovich2-31/+43
2023-01-25cad/veryl: Update 0.2.1 → 0.2.2Yuri Victorovich2-52/+394
2023-01-25cad/kicad: update KiCad and libraries to 6.0.11Christoph Moench-Tegeder13-24/+26
2023-01-23cad/nvc: Update 1.7.1 → 1.8.1Yuri Victorovich3-5/+50
2023-01-23cad/verilator: Update 5.004 → 5.006Yuri Victorovich3-6/+15
2023-01-21cad/freecad: fix build after ebbef4b5f8Christoph Moench-Tegeder4-0/+41
2023-01-19cad/veryl: Update 0.2.0 -> 0.2.1Yuri Victorovich2-10/+13
2023-01-19math/suitesparse*: bump PORTREVISION of dependant portsThierry Thomas1-1/+1
2023-01-18graphics/proj: Update to 9.1.1Loïc Bartoletti1-1/+1
2023-01-17cad/veryl: Update 0.1.13 -> 0.2.0Yuri Victorovich2-79/+364
2023-01-16cad/antimony: New port: CAD from a parallel universeYuri Victorovich7-0/+160
2023-01-16*/*: bump libboost*.so libraries consumert after Boost upgradeDima Panov3-2/+3
2023-01-14Mk/**ruby.mk: Switch from USE_RUBY=yes to USES=rubyMuhammad Moinur Rahman2-3/+1
2023-01-14cad/klayout: Update to 0.28.3Hiroki Sato3-150/+151
2023-01-11cad/veryl: Update 0.1.8 -> 0.1.13Yuri Victorovich2-7/+7
2023-01-11cad/netgen: Update to 6.2.2031Stephen Montgomery-Smith3-5/+4
2023-01-11*/*: rename CHEESESHOP to PYPI in MASTER_SITESDmitry Marakasov6-6/+6
2023-01-09cad/veryl: Update 0.1.3 -> 0.1.8Yuri Victorovich2-35/+40
2023-01-09cad/ngspice_rework: fix packagingChristoph Moench-Tegeder1-1/+1
2023-01-08cad/kicad-library-*-devel: Update to the latest commitsMichael Reifenberger12-47/+907
2023-01-08cad/kicad-devel: Update to the latest commitMichael Reifenberger7-21/+64
2023-01-08cad/ngspice_rework: Update to 38Kevin Zheng2-4/+4
2023-01-08cad/silice: New port: Language that simplifies prototyping and writing algori...Yuri Victorovich5-0/+160
2023-01-08cad/py-edalize: New port: Library for interfacing EDA toolsYuri Victorovich4-0/+43
2023-01-08cad/py-vunit-hdl: New pert: Open source unit testing framework for VHDL/Syste...Yuri Victorovich4-0/+30
2023-01-07*/*: Bump rust (cargo) ports to reflect on WITH_LTODaniel Engberg3-0/+3
2023-01-07cad/qelectrotech: Update to 0.9.0Gleb Popov3-2214/+5554
2023-01-05cad/veryl: New port: Veryl: A modern Hardware Description Language (HDL)Yuri Victorovich4-0/+629
2023-01-05cad/svls: New port: SystemVerilog language serverYuri Victorovich4-0/+437
2023-01-04cad/yosys: Update 0.24 -> 0.25Yuri Victorovich3-4/+31
2023-01-02cad/svlint: New port: SystemVerilog linterYuri Victorovich4-0/+287
2023-01-03cad/klayout: Update to 0.28.2Hiroki Sato33-299/+369
2023-01-02cad/freecad: fix desktop integrationMax Brazhnikov2-16/+27
2022-12-31cad/basicdsp: Cleanup EXPIRED portsMuhammad Moinur Rahman6-61/+0
2022-12-31cleanup: Remove expired ports:Rene Ladan7-789/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 03:28:03 +0000