| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | New port: cad/nvc: VHDL compiler and simulator | Yuri Victorovich | 2019-10-23 | 1 | -0/+5 |
 |
index : freebsd/ports.git | |
| Unnamed repository; edit this file 'description' to name the repository. | git |
| summaryrefslogtreecommitdiff |