diff options
Diffstat (limited to 'sysutils/sjog/files/patch-src::pci.h')
| -rw-r--r-- | sysutils/sjog/files/patch-src::pci.h | 278 |
1 files changed, 0 insertions, 278 deletions
diff --git a/sysutils/sjog/files/patch-src::pci.h b/sysutils/sjog/files/patch-src::pci.h deleted file mode 100644 index 9cf41de5e5cc..000000000000 --- a/sysutils/sjog/files/patch-src::pci.h +++ /dev/null @@ -1,278 +0,0 @@ ---- src/pci.h.orig Sat Aug 17 20:38:56 2002 -+++ src/pci.h Sat Aug 17 20:38:56 2002 -@@ -0,0 +1,275 @@ -+/* -+ * $Id: pci.h,v 1.87 1998/10/11 15:13:12 mj Exp $ -+ * -+ * PCI defines and function prototypes -+ * Copyright 1994, Drew Eckhardt -+ * Copyright 1997--1999 Martin Mares <mj@suse.cz> -+ * -+ * For more information, please consult the following manuals (look at -+ * http://www.pcisig.com/ for how to get them): -+ * -+ * PCI BIOS Specification -+ * PCI Local Bus Specification -+ * PCI to PCI Bridge Specification -+ * PCI System Design Guide -+ */ -+ -+#ifndef LINUX_PCI_H -+#define LINUX_PCI_H -+ -+/* -+ * Under PCI, each device has 256 bytes of configuration address space, -+ * of which the first 64 bytes are standardized as follows: -+ */ -+#define PCI_VENDOR_ID 0x00 /* 16 bits */ -+#define PCI_DEVICE_ID 0x02 /* 16 bits */ -+#define PCI_COMMAND 0x04 /* 16 bits */ -+#define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */ -+#define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */ -+#define PCI_COMMAND_MASTER 0x4 /* Enable bus mastering */ -+#define PCI_COMMAND_SPECIAL 0x8 /* Enable response to special cycles */ -+#define PCI_COMMAND_INVALIDATE 0x10 /* Use memory write and invalidate */ -+#define PCI_COMMAND_VGA_PALETTE 0x20 /* Enable palette snooping */ -+#define PCI_COMMAND_PARITY 0x40 /* Enable parity checking */ -+#define PCI_COMMAND_WAIT 0x80 /* Enable address/data stepping */ -+#define PCI_COMMAND_SERR 0x100 /* Enable SERR */ -+#define PCI_COMMAND_FAST_BACK 0x200 /* Enable back-to-back writes */ -+ -+#define PCI_STATUS 0x06 /* 16 bits */ -+#define PCI_STATUS_CAP_LIST 0x10 /* Support Capability List */ -+#define PCI_STATUS_66MHZ 0x20 /* Support 66 Mhz PCI 2.1 bus */ -+#define PCI_STATUS_UDF 0x40 /* Support User Definable Features [obsolete] */ -+#define PCI_STATUS_FAST_BACK 0x80 /* Accept fast-back to back */ -+#define PCI_STATUS_PARITY 0x100 /* Detected parity error */ -+#define PCI_STATUS_DEVSEL_MASK 0x600 /* DEVSEL timing */ -+#define PCI_STATUS_DEVSEL_FAST 0x000 -+#define PCI_STATUS_DEVSEL_MEDIUM 0x200 -+#define PCI_STATUS_DEVSEL_SLOW 0x400 -+#define PCI_STATUS_SIG_TARGET_ABORT 0x800 /* Set on target abort */ -+#define PCI_STATUS_REC_TARGET_ABORT 0x1000 /* Master ack of " */ -+#define PCI_STATUS_REC_MASTER_ABORT 0x2000 /* Set on master abort */ -+#define PCI_STATUS_SIG_SYSTEM_ERROR 0x4000 /* Set when we drive SERR */ -+#define PCI_STATUS_DETECTED_PARITY 0x8000 /* Set on parity error */ -+ -+#define PCI_CLASS_REVISION 0x08 /* High 24 bits are class, low 8 -+ revision */ -+#define PCI_REVISION_ID 0x08 /* Revision ID */ -+#define PCI_CLASS_PROG 0x09 /* Reg. Level Programming Interface */ -+#define PCI_CLASS_DEVICE 0x0a /* Device class */ -+ -+#define PCI_CACHE_LINE_SIZE 0x0c /* 8 bits */ -+#define PCI_LATENCY_TIMER 0x0d /* 8 bits */ -+#define PCI_HEADER_TYPE 0x0e /* 8 bits */ -+#define PCI_HEADER_TYPE_NORMAL 0 -+#define PCI_HEADER_TYPE_BRIDGE 1 -+#define PCI_HEADER_TYPE_CARDBUS 2 -+ -+#define PCI_BIST 0x0f /* 8 bits */ -+#define PCI_BIST_CODE_MASK 0x0f /* Return result */ -+#define PCI_BIST_START 0x40 /* 1 to start BIST, 2 secs or less */ -+#define PCI_BIST_CAPABLE 0x80 /* 1 if BIST capable */ -+ -+/* -+ * Base addresses specify locations in memory or I/O space. -+ * Decoded size can be determined by writing a value of -+ * 0xffffffff to the register, and reading it back. Only -+ * 1 bits are decoded. -+ */ -+#define PCI_BASE_ADDRESS_0 0x10 /* 32 bits */ -+#define PCI_BASE_ADDRESS_1 0x14 /* 32 bits [htype 0,1 only] */ -+#define PCI_BASE_ADDRESS_2 0x18 /* 32 bits [htype 0 only] */ -+#define PCI_BASE_ADDRESS_3 0x1c /* 32 bits */ -+#define PCI_BASE_ADDRESS_4 0x20 /* 32 bits */ -+#define PCI_BASE_ADDRESS_5 0x24 /* 32 bits */ -+#define PCI_BASE_ADDRESS_SPACE 0x01 /* 0 = memory, 1 = I/O */ -+#define PCI_BASE_ADDRESS_SPACE_IO 0x01 -+#define PCI_BASE_ADDRESS_SPACE_MEMORY 0x00 -+#define PCI_BASE_ADDRESS_MEM_TYPE_MASK 0x06 -+#define PCI_BASE_ADDRESS_MEM_TYPE_32 0x00 /* 32 bit address */ -+#define PCI_BASE_ADDRESS_MEM_TYPE_1M 0x02 /* Below 1M [obsolete] */ -+#define PCI_BASE_ADDRESS_MEM_TYPE_64 0x04 /* 64 bit address */ -+#define PCI_BASE_ADDRESS_MEM_PREFETCH 0x08 /* prefetchable? */ -+#define PCI_BASE_ADDRESS_MEM_MASK (~0x0fUL) -+#define PCI_BASE_ADDRESS_IO_MASK (~0x03UL) -+/* bit 1 is reserved if address_space = 1 */ -+ -+/* Header type 0 (normal devices) */ -+#define PCI_CARDBUS_CIS 0x28 -+#define PCI_SUBSYSTEM_VENDOR_ID 0x2c -+#define PCI_SUBSYSTEM_ID 0x2e -+#define PCI_ROM_ADDRESS 0x30 /* Bits 31..11 are address, 10..1 reserved */ -+#define PCI_ROM_ADDRESS_ENABLE 0x01 -+#define PCI_ROM_ADDRESS_MASK (~0x7ffUL) -+ -+#define PCI_CAPABILITY_LIST 0x34 /* Offset of first capability list entry */ -+ -+/* 0x35-0x3b are reserved */ -+#define PCI_INTERRUPT_LINE 0x3c /* 8 bits */ -+#define PCI_INTERRUPT_PIN 0x3d /* 8 bits */ -+#define PCI_MIN_GNT 0x3e /* 8 bits */ -+#define PCI_MAX_LAT 0x3f /* 8 bits */ -+ -+/* Header type 1 (PCI-to-PCI bridges) */ -+#define PCI_PRIMARY_BUS 0x18 /* Primary bus number */ -+#define PCI_SECONDARY_BUS 0x19 /* Secondary bus number */ -+#define PCI_SUBORDINATE_BUS 0x1a /* Highest bus number behind the bridge */ -+#define PCI_SEC_LATENCY_TIMER 0x1b /* Latency timer for secondary interface */ -+#define PCI_IO_BASE 0x1c /* I/O range behind the bridge */ -+#define PCI_IO_LIMIT 0x1d -+#define PCI_IO_RANGE_TYPE_MASK 0x0f /* I/O bridging type */ -+#define PCI_IO_RANGE_TYPE_16 0x00 -+#define PCI_IO_RANGE_TYPE_32 0x01 -+#define PCI_IO_RANGE_MASK ~0x0f -+#define PCI_SEC_STATUS 0x1e /* Secondary status register, only bit 14 used */ -+#define PCI_MEMORY_BASE 0x20 /* Memory range behind */ -+#define PCI_MEMORY_LIMIT 0x22 -+#define PCI_MEMORY_RANGE_TYPE_MASK 0x0f -+#define PCI_MEMORY_RANGE_MASK ~0x0f -+#define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ -+#define PCI_PREF_MEMORY_LIMIT 0x26 -+#define PCI_PREF_RANGE_TYPE_MASK 0x0f -+#define PCI_PREF_RANGE_TYPE_32 0x00 -+#define PCI_PREF_RANGE_TYPE_64 0x01 -+#define PCI_PREF_RANGE_MASK ~0x0f -+#define PCI_PREF_BASE_UPPER32 0x28 /* Upper half of prefetchable memory range */ -+#define PCI_PREF_LIMIT_UPPER32 0x2c -+#define PCI_IO_BASE_UPPER16 0x30 /* Upper half of I/O addresses */ -+#define PCI_IO_LIMIT_UPPER16 0x32 -+/* 0x34 same as for htype 0 */ -+/* 0x35-0x3b is reserved */ -+#define PCI_ROM_ADDRESS1 0x38 /* Same as PCI_ROM_ADDRESS, but for htype 1 */ -+/* 0x3c-0x3d are same as for htype 0 */ -+#define PCI_BRIDGE_CONTROL 0x3e -+#define PCI_BRIDGE_CTL_PARITY 0x01 /* Enable parity detection on secondary interface */ -+#define PCI_BRIDGE_CTL_SERR 0x02 /* The same for SERR forwarding */ -+#define PCI_BRIDGE_CTL_NO_ISA 0x04 /* Disable bridging of ISA ports */ -+#define PCI_BRIDGE_CTL_VGA 0x08 /* Forward VGA addresses */ -+#define PCI_BRIDGE_CTL_MASTER_ABORT 0x20 /* Report master aborts */ -+#define PCI_BRIDGE_CTL_BUS_RESET 0x40 /* Secondary bus reset */ -+#define PCI_BRIDGE_CTL_FAST_BACK 0x80 /* Fast Back2Back enabled on secondary interface */ -+ -+/* Header type 2 (CardBus bridges) */ -+/* 0x14-0x15 reserved */ -+#define PCI_CB_SEC_STATUS 0x16 /* Secondary status */ -+#define PCI_CB_PRIMARY_BUS 0x18 /* PCI bus number */ -+#define PCI_CB_CARD_BUS 0x19 /* CardBus bus number */ -+#define PCI_CB_SUBORDINATE_BUS 0x1a /* Subordinate bus number */ -+#define PCI_CB_LATENCY_TIMER 0x1b /* CardBus latency timer */ -+#define PCI_CB_MEMORY_BASE_0 0x1c -+#define PCI_CB_MEMORY_LIMIT_0 0x20 -+#define PCI_CB_MEMORY_BASE_1 0x24 -+#define PCI_CB_MEMORY_LIMIT_1 0x28 -+#define PCI_CB_IO_BASE_0 0x2c -+#define PCI_CB_IO_BASE_0_HI 0x2e -+#define PCI_CB_IO_LIMIT_0 0x30 -+#define PCI_CB_IO_LIMIT_0_HI 0x32 -+#define PCI_CB_IO_BASE_1 0x34 -+#define PCI_CB_IO_BASE_1_HI 0x36 -+#define PCI_CB_IO_LIMIT_1 0x38 -+#define PCI_CB_IO_LIMIT_1_HI 0x3a -+#define PCI_CB_IO_RANGE_MASK ~0x03 -+/* 0x3c-0x3d are same as for htype 0 */ -+#define PCI_CB_BRIDGE_CONTROL 0x3e -+#define PCI_CB_BRIDGE_CTL_PARITY 0x01 /* Similar to standard bridge control register */ -+#define PCI_CB_BRIDGE_CTL_SERR 0x02 -+#define PCI_CB_BRIDGE_CTL_ISA 0x04 -+#define PCI_CB_BRIDGE_CTL_VGA 0x08 -+#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0x20 -+#define PCI_CB_BRIDGE_CTL_CB_RESET 0x40 /* CardBus reset */ -+#define PCI_CB_BRIDGE_CTL_16BIT_INT 0x80 /* Enable interrupt for 16-bit cards */ -+#define PCI_CB_BRIDGE_CTL_PREFETCH_MEM0 0x100 /* Prefetch enable for both memory regions */ -+#define PCI_CB_BRIDGE_CTL_PREFETCH_MEM1 0x200 -+#define PCI_CB_BRIDGE_CTL_POST_WRITES 0x400 -+#define PCI_CB_SUBSYSTEM_VENDOR_ID 0x40 -+#define PCI_CB_SUBSYSTEM_ID 0x42 -+#define PCI_CB_LEGACY_MODE_BASE 0x44 /* 16-bit PC Card legacy mode base address (ExCa) */ -+/* 0x48-0x7f reserved */ -+ -+/* Capability lists */ -+ -+#define PCI_CAP_LIST_ID 0 /* Capability ID */ -+#define PCI_CAP_ID_PM 0x01 /* Power Management */ -+#define PCI_CAP_ID_AGP 0x02 /* Accelerated Graphics Port */ -+#define PCI_CAP_ID_VPD 0x03 /* Vital Product Data */ -+#define PCI_CAP_ID_SLOTID 0x04 /* Slot Identification */ -+#define PCI_CAP_ID_MSI 0x05 /* Message Signalled Interrupts */ -+#define PCI_CAP_ID_CHSWP 0x06 /* CompactPCI HotSwap */ -+#define PCI_CAP_LIST_NEXT 1 /* Next capability in the list */ -+#define PCI_CAP_FLAGS 2 /* Capability defined flags (16 bits) */ -+#define PCI_CAP_SIZEOF 4 -+ -+/* Power Management Registers */ -+ -+#define PCI_PM_CAP_VER_MASK 0x0007 /* Version */ -+#define PCI_PM_CAP_PME_CLOCK 0x0008 /* PME clock required */ -+#define PCI_PM_CAP_AUX_POWER 0x0010 /* Auxilliary power support */ -+#define PCI_PM_CAP_DSI 0x0020 /* Device specific initialization */ -+#define PCI_PM_CAP_D1 0x0200 /* D1 power state support */ -+#define PCI_PM_CAP_D2 0x0400 /* D2 power state support */ -+#define PCI_PM_CAP_PME 0x0800 /* PME pin supported */ -+#define PCI_PM_CTRL 4 /* PM control and status register */ -+#define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */ -+#define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */ -+#define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */ -+#define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */ -+#define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */ -+#define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */ -+#define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */ -+#define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */ -+#define PCI_PM_DATA_REGISTER 7 /* (??) */ -+#define PCI_PM_SIZEOF 8 -+ -+/* AGP registers */ -+ -+#define PCI_AGP_VERSION 2 /* BCD version number */ -+#define PCI_AGP_RFU 3 /* Rest of capability flags */ -+#define PCI_AGP_STATUS 4 /* Status register */ -+#define PCI_AGP_STATUS_RQ_MASK 0xff000000 /* Maximum number of requests - 1 */ -+#define PCI_AGP_STATUS_SBA 0x0200 /* Sideband addressing supported */ -+#define PCI_AGP_STATUS_64BIT 0x0020 /* 64-bit addressing supported */ -+#define PCI_AGP_STATUS_FW 0x0010 /* FW transfers supported */ -+#define PCI_AGP_STATUS_RATE4 0x0004 /* 4x transfer rate supported */ -+#define PCI_AGP_STATUS_RATE2 0x0002 /* 2x transfer rate supported */ -+#define PCI_AGP_STATUS_RATE1 0x0001 /* 1x transfer rate supported */ -+#define PCI_AGP_COMMAND 8 /* Control register */ -+#define PCI_AGP_COMMAND_RQ_MASK 0xff000000 /* Master: Maximum number of requests */ -+#define PCI_AGP_COMMAND_SBA 0x0200 /* Sideband addressing enabled */ -+#define PCI_AGP_COMMAND_AGP 0x0100 /* Allow processing of AGP transactions */ -+#define PCI_AGP_COMMAND_64BIT 0x0020 /* Allow processing of 64-bit addresses */ -+#define PCI_AGP_COMMAND_FW 0x0010 /* Force FW transfers */ -+#define PCI_AGP_COMMAND_RATE4 0x0004 /* Use 4x rate */ -+#define PCI_AGP_COMMAND_RATE2 0x0002 /* Use 4x rate */ -+#define PCI_AGP_COMMAND_RATE1 0x0001 /* Use 4x rate */ -+#define PCI_AGP_SIZEOF 12 -+ -+/* Slot Identification */ -+ -+#define PCI_SID_ESR 2 /* Expansion Slot Register */ -+#define PCI_SID_ESR_NSLOTS 0x1f /* Number of expansion slots available */ -+#define PCI_SID_ESR_FIC 0x20 /* First In Chassis Flag */ -+#define PCI_SID_CHASSIS_NR 3 /* Chassis Number */ -+ -+/* Message Signalled Interrupts registers */ -+ -+#define PCI_MSI_FLAGS 2 /* Various flags */ -+#define PCI_MSI_FLAGS_64BIT 0x80 /* 64-bit addresses allowed */ -+#define PCI_MSI_FLAGS_QSIZE 0x70 /* Message queue size configured */ -+#define PCI_MSI_FLAGS_QMASK 0x0e /* Maximum queue size available */ -+#define PCI_MSI_FLAGS_ENABLE 0x01 /* MSI feature enabled */ -+#define PCI_MSI_RFU 3 /* Rest of capability flags */ -+#define PCI_MSI_ADDRESS_LO 4 /* Lower 32 bits */ -+#define PCI_MSI_ADDRESS_HI 8 /* Upper 32 bits (if PCI_MSI_FLAGS_64BIT set) */ -+#define PCI_MSI_DATA_32 8 /* 16 bits of data for 32-bit devices */ -+#define PCI_MSI_DATA_64 12 /* 16 bits of data for 64-bit devices */ -+ -+int pci_find_device(u32 vendor, u32 device); -+int pci_config_write_u8(int fd, int ofs, u8 v); -+int pci_config_write_u16(int fd, int ofs, u16 v); -+int pci_config_write_u32(int fd, int ofs, u32 v); -+int pci_config_read_u8(int fd, int ofs, u8 *v); -+int pci_config_read_u16(int fd, int ofs, u16 *v); -+int pci_config_read_u32(int fd, int ofs, u32 *v); -+u32 pci_read_base_address(u32 vendor, u32 device); -+ -+#endif -+ |