diff options
| author | Andrej Zverev <az@FreeBSD.org> | 2009-09-15 13:16:14 +0000 |
|---|---|---|
| committer | Andrej Zverev <az@FreeBSD.org> | 2009-09-15 13:16:14 +0000 |
| commit | 3a99cc0cb9bd2eb799ddd71cbbba9baa4e8fec7b (patch) | |
| tree | 5cdb9cf92cc3acbe37a9a0b595d23500ace741fd /cad/p5-Verilog-Perl | |
| parent | - Update to 3.3 (diff) | |
- Fix compile problem with over optimization caused by -O2 flag for gcc in base
prior OSVERSION 700042
- Unbreak
Approved by: portmgr (miwi)
Feature safe: yes
Notes
Notes:
svn path=/head/; revision=241459
Diffstat (limited to 'cad/p5-Verilog-Perl')
| -rw-r--r-- | cad/p5-Verilog-Perl/Makefile | 11 |
1 files changed, 8 insertions, 3 deletions
diff --git a/cad/p5-Verilog-Perl/Makefile b/cad/p5-Verilog-Perl/Makefile index 4062d1c56b81..820f66679d77 100644 --- a/cad/p5-Verilog-Perl/Makefile +++ b/cad/p5-Verilog-Perl/Makefile @@ -22,8 +22,6 @@ USE_BISON= build PERL_CONFIGURE= yes -BROKEN= Does not compile - MAN1= vhier.1 vpassert.1 vppreproc.1 vrename.1 MAN3= Verilog::EditFiles.3 Verilog::Netlist::Logger.3 \ @@ -34,14 +32,21 @@ MAN3= Verilog::EditFiles.3 Verilog::Netlist::Logger.3 \ Verilog::Netlist::File.3 Verilog::Netlist::Subclass.3 \ Verilog::Verilog-Perl.3 Verilog::Netlist::Interface.3 Verilog::Std.3 +.include <bsd.port.pre.mk> + post-patch: @${REINPLACE_CMD} -e '/EXE_FILES/ s/ vsplitmodule//' \ ${WRKSRC}/Makefile.PL +post-configure: +.if ${OSVERSION} < 700042 + @${REINPLACE_CMD} -e 's|-O2|-O|g' ${WRKSRC}/Makefile +.endif + post-build: cd ${WRKSRC} && make test test: make post-build -.include <bsd.port.mk> +.include <bsd.port.post.mk> |