blob: e3cc2e1fce0862a5e77d27cf064f2889d7c3c4a6 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
|
--- GRI/gri_cpu.c.orig 2016-12-01 22:43:42 UTC
+++ GRI/gri_cpu.c
@@ -421,7 +421,7 @@ ao_update ();
while (reason == 0) { /* loop until halted */
if (sim_interval <= 0) { /* check clock queue */
- if (reason = sim_process_event ())
+ if ((reason = sim_process_event ()))
break;
}
|