summaryrefslogtreecommitdiff
path: root/cad/iverilog/files/patch-bison
blob: 13221022865286bafdb88dbc66acdfeaa4ab5cb0 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
--- Makefile.in.orig	2017-08-24 15:22:49 UTC
+++ Makefile.in
@@ -255,6 +255,7 @@ parse.o: parse.cc
 # Build this in two steps to avoid parallel build issues (see pr3462585)
 parse.cc: $(srcdir)/parse.y
 	$(YACC) --verbose -t -p VL -d -o $@ $<
+	touch parse.hh
 parse.h: parse.cc
 	mv parse.cc.h $@ 2>/dev/null || mv parse.hh $@
 
--- tgt-pcb/fp.y.orig	2017-08-24 15:22:49 UTC
+++ tgt-pcb/fp.y
@@ -1,5 +1,5 @@
 
-%pure-parser
+%define api.pure
 %parse-param {const char*file_path}
 
 %{
--- tgt-pcb/Makefile.in.orig	2017-08-24 15:22:49 UTC
+++ tgt-pcb/Makefile.in
@@ -89,6 +89,7 @@ fp_lex.cc: $(srcdir)/fp.lex
 
 fp.cc: $(srcdir)/fp.y
 	$(YACC) --verbose -t -p fp -d -o $@ $<
+	touch fp.hh
 fp.h: fp.cc
 	mv fp.cc.h $@ 2>/dev/null || mv fp.hh $@
 
--- vhdlpp/Makefile.in.orig	2017-08-24 15:22:49 UTC
+++ vhdlpp/Makefile.in
@@ -118,6 +118,7 @@ lexor.cc: $(srcdir)/lexor.lex
 # Build this in two steps to avoid parallel build issues (see pr3462585)
 parse.cc: $(srcdir)/parse.y
 	$(YACC) --verbose -t -d -o $@ $<
+	touch parse.hh
 parse.h: parse.cc
 	mv parse.cc.h $@ 2>/dev/null || mv parse.hh $@
 
--- vhdlpp/parse.y.orig	2017-08-24 15:22:49 UTC
+++ vhdlpp/parse.y
@@ -1,5 +1,5 @@
 
-%pure-parser
+%define api.pure
 %lex-param { yyscan_t yyscanner }
 %parse-param {yyscan_t yyscanner  }
 %parse-param {const char*file_path}
--- vvp/Makefile.in.orig	2017-08-24 15:22:49 UTC
+++ vvp/Makefile.in
@@ -166,6 +166,7 @@ tables.o: tables.cc
 # Build this in two steps to avoid parallel build issues (see pr3462585)
 parse.cc: $(srcdir)/parse.y
 	$(YACC) --verbose -t -d -o $@ $<
+	touch parse.hh
 parse.h: parse.cc
 	mv parse.cc.h $@ 2>/dev/null || mv parse.hh $@