blob: 77bc369d721469ad001642025808891801f95199 (
plain) (
blame)
1
2
3
4
5
|
The goals of the FreeHDL project are to develop a VHDL simulator that has
a graphical waveform viewer and a source level debugger. It also aims at
VHDL-93 compliancy. The project is at a very early development stage.
WWW: http://www.freehdl.seul.org/
|