| Commit message (Expand) | Author | Files | Lines | |
|---|---|---|---|---|
| 2001-02-22 | forgot bison dependence | Ying-Chieh Liao | 1 | -0/+1 |
| 2001-02-13 | add iverilog, a Verilog simulation and synthesis tool | Ying-Chieh Liao | 5 | -0/+59 |
 |
index : freebsd/ports.git | |
| Unnamed repository; edit this file 'description' to name the repository. | git |
| summaryrefslogtreecommitdiff |