summaryrefslogtreecommitdiff
path: root/benchmarks/Makefile
diff options
context:
space:
mode:
authorRobert Clausecker <fuz@fuz.su>2022-08-01 22:26:50 +0200
committerKurt Jaeger <pi@FreeBSD.org>2022-08-01 22:28:49 +0200
commitfc3a761d2cfc293c26264d2fc126914943e2e839 (patch)
tree18def850de9de3cbbb7f100d861ec1bb39953326 /benchmarks/Makefile
parentmath/py-brial: upgrade to 1.2.11 (diff)
benchmarks/uica: New port: uops.info Code Analyzer
uiCA is a simulator that can predict the throughput of basic blocks on recent Intel microarchitectures. In addition to that, it also provides insights into how the code is executed. uiCA is based on data from uops.info, combined with a detailed pipeline model. Like related tools, it assumes that all memory accesses result in cache hits. WWW: https://uops.info/uiCA.html Author: Robert Clausecker <fuz@fuz.su> PR: 265368
Diffstat (limited to '')
-rw-r--r--benchmarks/Makefile1
1 files changed, 1 insertions, 0 deletions
diff --git a/benchmarks/Makefile b/benchmarks/Makefile
index e69aff16bfd2..227bd227ef85 100644
--- a/benchmarks/Makefile
+++ b/benchmarks/Makefile
@@ -106,6 +106,7 @@
SUBDIR += ttcp
SUBDIR += typometer
SUBDIR += ubench
+ SUBDIR += uica
SUBDIR += unixbench
SUBDIR += uperf
SUBDIR += vegeta