blob: d52bdbf98235632e8c5b4d1d9782afe2b31ee216 (
plain) (
tree)
|
|
# ex:ts=8
# New ports collection makefile for: iverilog
# Date created: Feb 13, 2001
# Whom: Ying-Chieh Liao <ijliao@FreeBSD.org>
#
# $FreeBSD$
#
PORTNAME= iverilog
PORTVERSION= 0.7.20031202
CATEGORIES= cad
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/snapshots/
DISTNAME= verilog-20031202
MAINTAINER= watchman@ludd.luth.se
COMMENT= A Verilog simulation and synthesis tool
USE_BISON= yes
USE_GMAKE= yes
GNU_CONFIGURE= yes
MAN1= iverilog-vpi.1 iverilog.1 vvp.1 iverilog-fpga.1
.include <bsd.port.pre.mk>
.if ${OSVERSION} <= 500000
BROKEN= "Does not install on FreeBSD ${OSVERSION}"
.endif
.include <bsd.port.post.mk>
|
