summaryrefslogtreecommitdiff
path: root/cad/iverilog (follow)
Commit message (Expand)AuthorAgeFilesLines
* Update to 0.8Tilman Keskinoz2004-11-053-5/+6
* Update to 0.7.20040606.MANTANI Nobutaka2004-07-042-4/+4
* - Update to version 20040220Kirill Ponomarev2004-03-182-4/+4
* Bump PORTREVISION on all ports that depend on gettext to aid with upgrading.Joe Marcus Clarke2004-02-041-0/+1
* Unbreak on 4.x.Mark Linimon2004-01-302-7/+26
* Update to 20031202 snapshot. Summary of changes listed onMark Linimon2003-12-173-8/+20
* Mark as broken while we muddle through the compile problem withMark Linimon2003-11-201-0/+2
* Maintainer Update to latest snapshot. Changes: add AMD64 supportMark Linimon2003-10-273-5/+4
* Maintainer update to snapshot version. In addition to fixing the portMark Linimon2003-10-172-4/+6
* Partial fix for builds with gcc 3.3. This still blows up later on.Kris Kennaway2003-07-181-0/+10
* Change the Maintainer to someone who uses this port more than I do.Michael C . Wu2003-05-191-1/+1
* Fix MAN. This commit completes changes submitted in the PR. I madeWill Andrews2003-05-171-4/+3
* Fix this port and remove BROKEN.Will Andrews2003-05-162-18/+4
* BROKEN: Does not installKris Kennaway2003-05-061-0/+2
* Clear moonlight beckons.Ade Lovett2003-03-072-1/+1
* Update to iverilog 0.7Michael C . Wu2003-01-316-43/+8
* Fix build with bison 1.75.Joe Marcus Clarke2002-12-023-0/+41
* Add missing filesKris Kennaway2002-09-192-1/+5
* Update to 0.6 after my long absenceMichael C . Wu2002-03-042-2/+2
* pass maintainership to keichiiYing-Chieh Liao2001-05-181-1/+1
* forgot bison dependenceYing-Chieh Liao2001-02-221-0/+1
* add iverilog, a Verilog simulation and synthesis toolYing-Chieh Liao2001-02-135-0/+59
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-14 04:06:18 +0000