summaryrefslogtreecommitdiff
path: root/x11-servers/xorg-server-snap/files/patch-radeon_reg.h
diff options
context:
space:
mode:
authorEric Anholt <anholt@FreeBSD.org>2005-01-13 22:52:24 +0000
committerEric Anholt <anholt@FreeBSD.org>2005-01-13 22:52:24 +0000
commit31179eebc6675c7d631952e4d10aaeb89f142f00 (patch)
tree757be619fcbf67d31d680bb3b524073b33d427eb /x11-servers/xorg-server-snap/files/patch-radeon_reg.h
parent- Update to 3.2.4 (diff)
[1] Add i810 driver to AMD64 package.
[2] Put the manpages from section 4 under 4x. For example, you can do "man 4x vga" to get the X vga(4x) manpage, still do man 4 cirrus to get cirrus(4x), and man -a vga to get both vga manpages. [3] Apply several important-looking fixes to ATI drivers from the stable branch: - Fix mode setting with Mach64 on some laptops. - Don't crash with mach64 for some PCI configurations - Improve hang detection on r128s. (may improve speed in DRI, too) - Avoid a hang on server regen on r128 with DRI. - Fix the DynamicClocks support, which could have caused hangs with DRI on original Radeons. PR: [2] ports/25576 Submitted by: [2] fanf Requested by: [1] peter Obtained from: [3] XORG-6_8-branch
Diffstat (limited to 'x11-servers/xorg-server-snap/files/patch-radeon_reg.h')
-rw-r--r--x11-servers/xorg-server-snap/files/patch-radeon_reg.h11
1 files changed, 11 insertions, 0 deletions
diff --git a/x11-servers/xorg-server-snap/files/patch-radeon_reg.h b/x11-servers/xorg-server-snap/files/patch-radeon_reg.h
new file mode 100644
index 000000000000..4aa8575e4cb2
--- /dev/null
+++ b/x11-servers/xorg-server-snap/files/patch-radeon_reg.h
@@ -0,0 +1,11 @@
+--- programs/Xserver/hw/xfree86/drivers/ati/radeon_reg.h.orig Mon Aug 9 15:37:22 2004
++++ programs/Xserver/hw/xfree86/drivers/ati/radeon_reg.h Thu Jan 13 14:34:17 2005
+@@ -803,7 +803,7 @@
+ # define RADEON_MC_MCLK_MAX_DYN_STOP_LAT (1<<12)
+ # define RADEON_IO_MCLK_MAX_DYN_STOP_LAT (1<<13)
+ # define RADEON_MC_MCLK_DYN_ENABLE (1 << 14)
+-# define RADEON_IO_MCLK_DYN_ENABLE (1 << 14)
++# define RADEON_IO_MCLK_DYN_ENABLE (1 << 15)
+ #define RADEON_MDGPIO_A_REG 0x01ac
+ #define RADEON_MDGPIO_EN_REG 0x01b0
+ #define RADEON_MDGPIO_MASK 0x0198